Passing an 8-bit value to a 1-bit port?












0















I'm using System Verilog. My top-level design file has a 1-bit output bsOut. I'm also using a register called shift_reg, which outputs an 8-bit number from the port dOut. I want to do this:



module FinalTop (

    input clk,

    output bsOut

    );

Shift_Reg shift_reg(.clk(clk), .dOut(bsOut));


I believe that Vivado/Basys3 will truncate dOut by using only the LSB --> bsOut, but what if I want to specify a different bit? For example, what if I want to send .dOut[7](bsOut)? Obviously this won't work (I tried), but I don't know how to do it properly. I could make a logic [7:0] dOutTemp = dOut, then assign bsOut = dOutTemp[7];, but this seems clunky.






system-verilog vivado







share|improve this question

























  • You need to shift bits. In C, that would be d0ut >> 7

    – iPirat
    Nov 17 '18 at 5:32
















0















I'm using System Verilog. My top-level design file has a 1-bit output bsOut. I'm also using a register called shift_reg, which outputs an 8-bit number from the port dOut. I want to do this:



module FinalTop (

    input clk,

    output bsOut

    );

Shift_Reg shift_reg(.clk(clk), .dOut(bsOut));


I believe that Vivado/Basys3 will truncate dOut by using only the LSB --> bsOut, but what if I want to specify a different bit? For example, what if I want to send .dOut[7](bsOut)? Obviously this won't work (I tried), but I don't know how to do it properly. I could make a logic [7:0] dOutTemp = dOut, then assign bsOut = dOutTemp[7];, but this seems clunky.






system-verilog vivado







share|improve this question

























  • You need to shift bits. In C, that would be d0ut >> 7

    – iPirat
    Nov 17 '18 at 5:32














0












0








0








I'm using System Verilog. My top-level design file has a 1-bit output bsOut. I'm also using a register called shift_reg, which outputs an 8-bit number from the port dOut. I want to do this:



module FinalTop (

    input clk,

    output bsOut

    );

Shift_Reg shift_reg(.clk(clk), .dOut(bsOut));


I believe that Vivado/Basys3 will truncate dOut by using only the LSB --> bsOut, but what if I want to specify a different bit? For example, what if I want to send .dOut[7](bsOut)? Obviously this won't work (I tried), but I don't know how to do it properly. I could make a logic [7:0] dOutTemp = dOut, then assign bsOut = dOutTemp[7];, but this seems clunky.






system-verilog vivado







share|improve this question
















I'm using System Verilog. My top-level design file has a 1-bit output bsOut. I'm also using a register called shift_reg, which outputs an 8-bit number from the port dOut. I want to do this:



module FinalTop (

    input clk,

    output bsOut

    );

Shift_Reg shift_reg(.clk(clk), .dOut(bsOut));


I believe that Vivado/Basys3 will truncate dOut by using only the LSB --> bsOut, but what if I want to specify a different bit? For example, what if I want to send .dOut[7](bsOut)? Obviously this won't work (I tried), but I don't know how to do it properly. I could make a logic [7:0] dOutTemp = dOut, then assign bsOut = dOutTemp[7];, but this seems clunky.






system-verilog vivado




system-verilog vivado






share|improve this question















share|improve this question













share|improve this question




share|improve this question








edited Nov 17 '18 at 6:02









dave_59

19.9k21537




19.9k21537










asked Nov 17 '18 at 5:27









Alex GAlex G

3903918




3903918













  • You need to shift bits. In C, that would be d0ut >> 7

    – iPirat
    Nov 17 '18 at 5:32



















  • You need to shift bits. In C, that would be d0ut >> 7

    – iPirat
    Nov 17 '18 at 5:32

















You need to shift bits. In C, that would be d0ut >> 7

– iPirat
Nov 17 '18 at 5:32





You need to shift bits. In C, that would be d0ut >> 7

– iPirat
Nov 17 '18 at 5:32












1 Answer
1






active

oldest

votes


















1














You can use a port expression.



module FinalTop (

    input clk,

    output .bsOut(dOut[7])

    );

logic [7:0] dOut;

Shift_Reg shift_reg(.clk, .dOut);


Note that .clk is equivalent to .clk(clk), etc.






share|improve this answer























    Your Answer






    StackExchange.ifUsing("editor", function () {
    StackExchange.using("externalEditor", function () {
    StackExchange.using("snippets", function () {
    StackExchange.snippets.init();
    });
    });
    }, "code-snippets");

    StackExchange.ready(function() {
    var channelOptions = {
    tags: "".split(" "),
    id: "1"
    };
    initTagRenderer("".split(" "), "".split(" "), channelOptions);

    StackExchange.using("externalEditor", function() {
    // Have to fire editor after snippets, if snippets enabled
    if (StackExchange.settings.snippets.snippetsEnabled) {
    StackExchange.using("snippets", function() {
    createEditor();
    });
    }
    else {
    createEditor();
    }
    });

    function createEditor() {
    StackExchange.prepareEditor({
    heartbeatType: 'answer',
    autoActivateHeartbeat: false,
    convertImagesToLinks: true,
    noModals: true,
    showLowRepImageUploadWarning: true,
    reputationToPostImages: 10,
    bindNavPrevention: true,
    postfix: "",
    imageUploader: {
    brandingHtml: "Powered by u003ca class="icon-imgur-white" href="https://imgur.com/"u003eu003c/au003e",
    contentPolicyHtml: "User contributions licensed under u003ca href="https://creativecommons.org/licenses/by-sa/3.0/"u003ecc by-sa 3.0 with attribution requiredu003c/au003e u003ca href="https://stackoverflow.com/legal/content-policy"u003e(content policy)u003c/au003e",
    allowUrls: true
    },
    onDemand: true,
    discardSelector: ".discard-answer"
    ,immediatelyShowMarkdownHelp:true
    });


    }
    });














    draft saved

    draft discarded


















    StackExchange.ready(
    function () {
    StackExchange.openid.initPostLogin('.new-post-login', 'https%3a%2f%2fstackoverflow.com%2fquestions%2f53348525%2fpassing-an-8-bit-value-to-a-1-bit-port%23new-answer', 'question_page');
    }
    );

    Post as a guest















    Required, but never shown

























    1 Answer
    1






    active

    oldest

    votes








    1 Answer
    1






    active

    oldest

    votes









    active

    oldest

    votes






    active

    oldest

    votes









    1














    You can use a port expression.



    module FinalTop (
    
    input clk,
    
    output .bsOut(dOut[7])
    
    );
    
logic [7:0] dOut;
    
Shift_Reg shift_reg(.clk, .dOut);


    Note that .clk is equivalent to .clk(clk), etc.






    share|improve this answer




























      1














      You can use a port expression.



      module FinalTop (
      
    input clk,
      
    output .bsOut(dOut[7])
      
    );
      
logic [7:0] dOut;
      
Shift_Reg shift_reg(.clk, .dOut);


      Note that .clk is equivalent to .clk(clk), etc.






      share|improve this answer


























        1












        1








        1







        You can use a port expression.



        module FinalTop (
        
    input clk,
        
    output .bsOut(dOut[7])
        
    );
        
logic [7:0] dOut;
        
Shift_Reg shift_reg(.clk, .dOut);


        Note that .clk is equivalent to .clk(clk), etc.






        share|improve this answer













        You can use a port expression.



        module FinalTop (
        
    input clk,
        
    output .bsOut(dOut[7])
        
    );
        
logic [7:0] dOut;
        
Shift_Reg shift_reg(.clk, .dOut);


        Note that .clk is equivalent to .clk(clk), etc.







        share|improve this answer












        share|improve this answer



        share|improve this answer










        answered Nov 17 '18 at 6:07









        dave_59dave_59

        19.9k21537




        19.9k21537






























            draft saved

            draft discarded




















































            Thanks for contributing an answer to Stack Overflow!


            • Please be sure to answer the question. Provide details and share your research!

            But avoid …



            • Asking for help, clarification, or responding to other answers.

            • Making statements based on opinion; back them up with references or personal experience.


            To learn more, see our tips on writing great answers.




            draft saved


            draft discarded














            StackExchange.ready(
            function () {
            StackExchange.openid.initPostLogin('.new-post-login', 'https%3a%2f%2fstackoverflow.com%2fquestions%2f53348525%2fpassing-an-8-bit-value-to-a-1-bit-port%23new-answer', 'question_page');
            }
            );

            Post as a guest















            Required, but never shown





















































            Required, but never shown














            Required, but never shown












            Required, but never shown







            Required, but never shown

































            Required, but never shown














            Required, but never shown












            Required, but never shown







            Required, but never shown







            -

            這個網誌中的熱門文章

            Xamarin.form Move up view when keyboard appear

            圖片
            .everyoneloves__top-leaderboard:empty,.everyoneloves__mid-leaderboard:empty,.everyoneloves__bot-mid-leaderboard:empty{ height:90px;width:728px;box-sizing:border-box; } 0 I'm trying to build a Chat app UI, the idea of the Layout was pretty simple: When the input bar is focused, keyboard show up and "push" up the chat bar, as it's a grid, the ListView will resize to fit the screen: I update the input bar's margin to "push" it up: NSValue result = (NSValue)args.Notification.UserInfo.ObjectForKey(new NSString(UIKeyboard.FrameEndUserInfoKey)); CGSize keyboardSize = result.RectangleFValue.Size; if (Element != null){ Element.Margin = new Thickness(0, 0, 0,keyboardSize.Height); //push the entry up to keyboard height when keyboard is activated } And this is ...
            閱讀完整內容

            Post-Redirect-Get with Spring WebFlux and Thymeleaf

            圖片
            .everyoneloves__top-leaderboard:empty,.everyoneloves__mid-leaderboard:empty,.everyoneloves__bot-mid-leaderboard:empty{ height:90px;width:728px;box-sizing:border-box; } 2 Can someone explain to me how to implement the post-redirect-get pattern in Spring WebFlux and Thymeleaf? What subscribes on the database save method? @GetMapping("/register") public String showRegisterForm(Model model) { model.addAttribute("user", new User()); return "register"; } @PostMapping public String processRegisterForm(@Valid User user, BindingResult bindingResult) { if (bindingResult.hasErrors()) { return "register"; } else { userRepository.save(user); //what subscribes on this? //how to redirect on e.g. "/login"? ...
            閱讀完整內容

            Anylogic : not able to use stopDelay()

            圖片
            -2 I am building a railway station model. I want a train to depart when I click a button. I want to call stopDelay() for that but I am not sure how to do that and from which place. anylogic share | improve this question asked Nov 23 '18 at 10:12 Anupam Singh Anupam Singh 1 Hi Anupam, welcome to SOF. Please check how to ask good questions, see link below. Your question is...
            閱讀完整內容