Wsrtjtyk

Schematic of a 2-to-1 Multiplexer. It can be equated to a controlled switch.

Schematic of a 1-to-2 Demultiplexer. Like a multiplexer, it can be equated to a controlled switch.

In electronics, a multiplexer (or mux) is a device that combines several analog or digital input signals and forwards them into a single output line.^[1] A multiplexer of 2n{displaystyle 2^{n}} inputs has n{displaystyle n} select lines, which are used to select which input line to send to the output.^[2] Multiplexers are mainly used to increase the amount of data that can be sent over the network within a certain amount of time and bandwidth.^[1] A multiplexer is also called a data selector. Multiplexers can also be used to implement Boolean functions of multiple variables.

An electronic multiplexer makes it possible for several signals to share one device or resource, for example, one A/D converter or one communication line, instead of having one device per input signal.

Conversely, a demultiplexer (or demux) is a device taking a single input signal and selecting one of many data-output-lines, which is connected to the single input. A multiplexer is often used with a complementary demultiplexer on the receiving end.^[1]

An electronic multiplexer can be considered as a multiple-input, single-output switch, and a demultiplexer as a single-input, multiple-output switch.^[3] The schematic symbol for a multiplexer is an isosceles trapezoid with the longer parallel side containing the input pins and the short parallel side containing the output pin.^[4] The schematic on the right shows a 2-to-1 multiplexer on the left and an equivalent switch on the right. The sel{displaystyle sel} wire connects the desired input to the output.

Cost saving

The basic function of a multiplexer: combining multiple inputs into a single data stream. On the receiving side, a demultiplexer splits the single data stream into the original multiple signals.

One use for multiplexers is economizing connections over a single channel, by connecting the multiplexer's single output to the demultiplexer's single input.
The image to the right demonstrates this benefit.
In this case, the cost of implementing separate channels for each data source is higher than the cost and inconvenience of providing the multiplexing/demultiplexing functions.

At the receiving end of the data link a complementary demultiplexer is usually required to break the single data stream back down into the original streams.
In some cases, the far end system may have functionality greater than a simple demultiplexer; and while the demultiplexing still occurs technically, it may never be implemented discretely.
This would be typical when: a multiplexer serves a number of IP network users; and then feeds directly into a router, which immediately reads the content of the entire link into its routing processor; and then does the demultiplexing in memory from where it will be converted directly into IP sections.

Often, a multiplexer and demultiplexer are combined together into a single piece of equipment, which is conveniently referred to as a "multiplexer". Both circuit elements are needed at both ends of a transmission link because most communications systems transmit in both directions.

In analog circuit design, a multiplexer is a special type of analog switch that connects one signal selected from several inputs to a single output.

Digital multiplexers

In digital circuit design, the selector wires are of digital value. In the case of a 2-to-1 multiplexer, a logic value of 0 would connect I0{displaystyle scriptstyle I_{0}} to the output while a logic value of 1 would connect I1{displaystyle scriptstyle I_{1}} to the output.
In larger multiplexers, the number of selector pins is equal to ⌈log2⁡(n)⌉{displaystyle scriptstyle leftlceil log _{2}(n)rightrceil } where n{displaystyle scriptstyle n} is the number of inputs.

For example, 9 to 16 inputs would require no fewer than 4 selector pins and 17 to 32 inputs would require no fewer than 5 selector pins. The binary value expressed on these selector pins determines the selected input pin.

A 2-to-1 multiplexer has a boolean equation where A{displaystyle scriptstyle A} and B{displaystyle scriptstyle B} are the two inputs, S{displaystyle scriptstyle S} is the selector input, and Z{displaystyle scriptstyle Z} is the output:

Z=(A⋅S¯)+(B⋅S){displaystyle Z=(Acdot {overline {S}})+(Bcdot S)}

A 2-to-1 mux

Which can be expressed as a truth table:

S{displaystyle scriptstyle S}	A{displaystyle scriptstyle A}	B{displaystyle scriptstyle B}	Z{displaystyle scriptstyle Z}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

Or, in simpler notation:

S{displaystyle scriptstyle S}	Z{displaystyle scriptstyle Z}
0	A
1	B

These tables show that when S=0{displaystyle scriptstyle S=0} then Z=A{displaystyle scriptstyle Z=A} but when S=1{displaystyle scriptstyle S=1} then Z=B{displaystyle scriptstyle Z=B}. A straightforward realization of this 2-to-1 multiplexer would need 2 AND gates, an OR gate, and a NOT gate. While this is mathematically correct, a direct physical implementation would be prone to race conditions that require additional gates to suppress.^[5]

Larger multiplexers are also common and, as stated above, require ⌈log2⁡(n)⌉{displaystyle scriptstyle leftlceil log _{2}(n)rightrceil } selector pins for n{displaystyle n} inputs. Other common sizes are 4-to-1, 8-to-1, and 16-to-1. Since digital logic uses binary values, powers of 2 are used (4, 8, 16) to maximally control a number of inputs for the given number of selector inputs.

• 
  

  

  
  

  
  

  4-to-1 mux
  

  
  

  
  


• 
  

  

  
  

  
  

  8-to-1 mux
  

  
  

  
  


• 
  

  

  
  

  
  

  16-to-1 mux
  

  
  

  
  

The boolean equation for a 4-to-1 multiplexer is:

Z=(A⋅S0¯⋅S1¯)+(B⋅S0⋅S1¯)+(C⋅S0¯⋅S1)+(D⋅S0⋅S1){displaystyle Z=(Acdot {overline {S_{0}}}cdot {overline {S_{1}}})+(Bcdot S_{0}cdot {overline {S_{1}}})+(Ccdot {overline {S_{0}}}cdot S_{1})+(Dcdot S_{0}cdot S_{1})}

The following 4-to-1 multiplexer is constructed from 3-state buffers and AND gates (the AND gates are acting as the decoder):

A 4:1 MUX circuit using 3 input AND and other gates

The subscripts on the In{displaystyle scriptstyle I_{n}} inputs indicate the decimal value of the binary control inputs at which that input is let through.

Chaining multiplexers

Larger Multiplexers can be constructed by using smaller multiplexers by chaining them together. For example, an 8-to-1 multiplexer can be made with two 4-to-1 and one 2-to-1 multiplexers. The two 4-to-1 multiplexer outputs are fed into the 2-to-1 with the selector pins on the 4-to-1's put in parallel giving a total number of selector inputs to 3, which is equivalent to an 8-to-1.

List of ICs which provide multiplexing

Signetics S54S157

The 7400 series has several ICs that contain multiplexer(s):

Digital demultiplexers

Demultiplexers take one data input and a number of selection inputs, and they have several outputs.
They forward the data input to one of the outputs depending on the values of the selection inputs.
Demultiplexers are sometimes convenient for designing general purpose logic, because if the demultiplexer's input is always true, the demultiplexer acts as a decoder.
This means that any function of the selection bits can be constructed by logically OR-ing the correct set of outputs.

If X is the input and S is the selector, and A and B are the outputs:

A=(X⋅S¯){displaystyle A=(Xcdot {overline {S}})}

B=(X⋅S){displaystyle B=(Xcdot S)}

Example: A Single Bit 1-to-4 Line Demultiplexer

List of ICs which provide demultiplexing

Fairchild 74F138

The 7400 series has several ICs that contain demultiplexer(s):

Multiplexers as PLDs

Multiplexers can also be used as programmable logic devices, specifically to implement Boolean functions. Any Boolean function of n variables and one result can be implemented with a multiplexer with n selector inputs. The variables are connected to the selector inputs, and the function result, 0 or 1, for each possible combination of selector inputs is connected to the corresponding data input. This is especially useful in situations when cost is a factor, for modularity, and for ease of modification. If one of the variables (for example, D) is also available inverted, a multiplexer with n-1 selector inputs is sufficient; the data inputs are connected to 0, 1, D, or ~D, according to the desired output for each combination of the selector inputs.^[6]

See also

• 
  Digital subscriber line access multiplexer (DSLAM)


• Inverse multiplexer


• 
  Multiplexing
  
  
  
  • Code-division multiplexing
  
  
  • Frequency-division multiplexing
  
  
  • Time-division multiplexing
  
  
  • Wavelength-division multiplexing
  
  
  • Statistical multiplexing
  
  
  • Charlieplexing
  
  
  
  


• Priority encoder


• 
  Rule 184, a cellular automaton in which each cell acts as a multiplexer for the values from the two adjacent cells


• Statistical multiplexer

References

Further reading

• 
  M. Morris Mano; Charles R. Kime (2008). Logic and Computer Design Fundamentals (4 ed.). Prentice Hall. ISBN 0-13-198926-X.
  

External links

• 
  The dictionary definition of multiplexer at Wiktionary


• 
  Media related to Multiplexers at Wikimedia Commons